logic_vector_array_axi environment

# Overview This environment converts logic [ITEM_WIDTH-1:0] data[] to AXI protocol in SystemVerilog.